forked from M-Labs/artiq
sayma_amc: sma -> mcx
This commit is contained in:
parent
ebd5d890f1
commit
03007b896e
|
@ -246,14 +246,14 @@ class Satellite(SatelliteBase):
|
|||
phy = ttl_simple.Output(platform.request("user_led", i))
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
sma_io = platform.request("sma_io", 0)
|
||||
self.comb += sma_io.direction.eq(1)
|
||||
phy = ttl_serdes_ultrascale.Output(4, sma_io.level)
|
||||
mcx_io = platform.request("mcx_io", 0)
|
||||
self.comb += mcx_io.direction.eq(1)
|
||||
phy = ttl_serdes_ultrascale.Output(4, mcx_io.level)
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
sma_io = platform.request("sma_io", 1)
|
||||
self.comb += sma_io.direction.eq(0)
|
||||
phy = ttl_serdes_ultrascale.InOut(4, sma_io.level)
|
||||
mcx_io = platform.request("mcx_io", 1)
|
||||
self.comb += mcx_io.direction.eq(0)
|
||||
phy = ttl_serdes_ultrascale.InOut(4, mcx_io.level)
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
|
||||
|
@ -298,14 +298,14 @@ class SimpleSatellite(SatelliteBase):
|
|||
phy = ttl_simple.Output(platform.request("user_led", i))
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
sma_io = platform.request("sma_io", 0)
|
||||
self.comb += sma_io.direction.eq(1)
|
||||
phy = ttl_serdes_ultrascale.Output(4, sma_io.level)
|
||||
mcx_io = platform.request("mcx_io", 0)
|
||||
self.comb += mcx_io.direction.eq(1)
|
||||
phy = ttl_serdes_ultrascale.Output(4, mcx_io.level)
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
sma_io = platform.request("sma_io", 1)
|
||||
self.comb += sma_io.direction.eq(0)
|
||||
phy = ttl_serdes_ultrascale.InOut(4, sma_io.level)
|
||||
mcx_io = platform.request("mcx_io", 1)
|
||||
self.comb += mcx_io.direction.eq(0)
|
||||
phy = ttl_serdes_ultrascale.InOut(4, mcx_io.level)
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
|
||||
|
@ -416,14 +416,14 @@ class Master(MiniSoC, AMPSoC):
|
|||
phy = ttl_simple.Output(platform.request("user_led", i))
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
sma_io = platform.request("sma_io", 0)
|
||||
self.comb += sma_io.direction.eq(1)
|
||||
phy = ttl_serdes_ultrascale.Output(4, sma_io.level)
|
||||
mcx_io = platform.request("mcx_io", 0)
|
||||
self.comb += mcx_io.direction.eq(1)
|
||||
phy = ttl_serdes_ultrascale.Output(4, mcx_io.level)
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
sma_io = platform.request("sma_io", 1)
|
||||
self.comb += sma_io.direction.eq(0)
|
||||
phy = ttl_serdes_ultrascale.InOut(4, sma_io.level)
|
||||
mcx_io = platform.request("mcx_io", 1)
|
||||
self.comb += mcx_io.direction.eq(0)
|
||||
phy = ttl_serdes_ultrascale.InOut(4, mcx_io.level)
|
||||
self.submodules += phy
|
||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||
|
||||
|
|
Loading…
Reference in New Issue