forked from M-Labs/artiq
1
0
Fork 0
artiq/soc/runtime/liblwip/netif/liteethif.c

136 lines
3.0 KiB
C
Raw Normal View History

2015-04-17 14:51:30 +08:00
// This file is Copyright (c) 2015 Florent Kermarrec <florent@enjoy-digital.fr>
// LiteETH lwIP port for ARTIQ
// License: BSD
#include <generated/csr.h>
#ifdef CSR_ETHMAC_BASE
2015-04-17 14:51:30 +08:00
#include <lwip/opt.h>
#include <lwip/mem.h>
#include <netif/etharp.h>
#include "netif/liteethif.h"
#include <hw/flags.h>
#include <hw/ethmac_mem.h>
static unsigned int rxslot;
static unsigned int rxlen;
static char *rxbuffer;
static char *rxbuffer0;
static char *rxbuffer1;
2015-04-17 14:51:30 +08:00
static unsigned int txslot;
static unsigned int txlen;
static char *txbuffer;
static char *txbuffer0;
static char *txbuffer1;
2015-04-17 14:51:30 +08:00
#define IFNAME0 'e'
#define IFNAME1 't'
static void liteeth_low_level_init(struct netif *netif)
{
2015-04-17 16:38:46 +08:00
int i;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
netif->hwaddr_len = 6;
for(i=0;i<netif->hwaddr_len;i++)
2015-04-17 14:51:30 +08:00
netif->hwaddr[i] = macadr[i];
2015-04-17 16:38:46 +08:00
netif->mtu = 1514;
netif->flags = NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
ethmac_sram_reader_ev_pending_write(ETHMAC_EV_SRAM_READER);
ethmac_sram_writer_ev_pending_write(ETHMAC_EV_SRAM_WRITER);
2015-04-17 14:51:30 +08:00
rxbuffer0 = (char *)ETHMAC_RX0_BASE;
rxbuffer1 = (char *)ETHMAC_RX1_BASE;
txbuffer0 = (char *)ETHMAC_TX0_BASE;
txbuffer1 = (char *)ETHMAC_TX1_BASE;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
rxslot = 0;
txslot = 0;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
rxbuffer = rxbuffer0;
txbuffer = txbuffer0;
2015-04-17 14:51:30 +08:00
}
static err_t liteeth_low_level_output(struct netif *netif, struct pbuf *p)
{
2015-04-17 16:38:46 +08:00
struct pbuf *q;
txlen = 0;
for(q = p; q != NULL; q = q->next) {
memcpy(txbuffer, q->payload, q->len);
2015-04-17 16:38:46 +08:00
txbuffer += q->len;
txlen += q->len;
}
ethmac_sram_reader_slot_write(txslot);
ethmac_sram_reader_length_write(txlen);
while(!ethmac_sram_reader_ready_read());
ethmac_sram_reader_start_write(1);
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
txslot = (txslot + 1) % 2;
if(txslot)
txbuffer = txbuffer1;
else
txbuffer = txbuffer0;
return ERR_OK;
2015-04-17 14:51:30 +08:00
}
2015-04-17 16:38:46 +08:00
static struct pbuf *liteeth_low_level_input(struct netif *netif)
2015-04-17 14:51:30 +08:00
{
2015-04-17 16:38:46 +08:00
struct pbuf *p, *q;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
rxslot = ethmac_sram_writer_slot_read();
rxlen = ethmac_sram_writer_length_read();
if(rxslot)
rxbuffer = rxbuffer1;
2015-04-17 14:51:30 +08:00
else
rxbuffer = rxbuffer0;
2015-04-17 16:38:46 +08:00
p = pbuf_alloc(PBUF_RAW, rxlen, PBUF_POOL);
if(p != NULL) {
for(q = p; q != NULL; q = q->next) {
memcpy(q->payload, rxbuffer, q->len);
2015-04-17 16:38:46 +08:00
rxbuffer += q->len;
}
2015-04-17 14:51:30 +08:00
}
2015-04-17 16:38:46 +08:00
return p;
2015-04-17 14:51:30 +08:00
}
void liteeth_input(struct netif *netif)
{
2015-04-17 16:38:46 +08:00
struct pbuf *p;
p = liteeth_low_level_input(netif);
if(p != NULL)
netif->input(p, netif);
2015-04-17 14:51:30 +08:00
}
err_t liteeth_init(struct netif *netif)
{
2015-04-17 16:38:46 +08:00
struct liteethif *liteethif;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
liteethif = mem_malloc(sizeof(struct liteethif));
if(liteethif == NULL)
return ERR_MEM;
netif->state = liteethif;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
netif->hwaddr_len = 6;
netif->name[0] = IFNAME0;
netif->name[1] = IFNAME1;
netif->output = etharp_output;
netif->linkoutput = liteeth_low_level_output;
netif->mtu = 1514;
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
liteethif->ethaddr = (struct eth_addr *)&(netif->hwaddr[0]);
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
liteeth_low_level_init(netif);
2015-04-17 14:51:30 +08:00
2015-04-17 16:38:46 +08:00
return ERR_OK;
2015-04-17 14:51:30 +08:00
}
#endif /* CSR_ETHMAC_BASE */