srenblad/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity
728 Commits 25 Branches 0 Tags 3.5 MiB
e4d8d44c7c
Commit Graph

483 Commits

Author SHA1 Message Date
morgan
e4d8d44c7c Gateware: WRPLL 
ddmtd: add DDMTD and deglitcher
wrpll: add helper clockdomain
wrpll: add frequency counter
wrpll: add skewtester
wrpll: add gtx & main tag collection
wrpll: add gtx & main tag eventmanager for shared peripheral interrupt
wrpll: add SMA frequency multiplier to generate 125Mhz refclk
si549: add i2c and adpll programmer
 2024-04-11 15:18:04 +08:00
morgan
4455f740d2 main: set exception vector table addr 
linker: add exceptions start & end symbol
 2024-03-07 15:37:42 +08:00
morgan
63bf1c81d4 fiq: use dummy handler to fix compilation error 2024-03-07 13:26:52 +08:00
mwojcik
bfb582f99b cargo fmt 2024-02-01 14:43:41 +08:00
mwojcik
52e64fb2f9 subkernel: use negative ID for argument passing 2024-02-01 14:43:41 +08:00
mwojcik
facc98058c subkernel: fix DMA return control to wrong master 2024-02-01 14:43:41 +08:00
mwojcik
f0f81dbf8a subkernel: support no-timeout, message passing 2024-02-01 14:43:41 +08:00
mwojcik
30e6bf4a3a subkernel: add support for (d)dma 2024-01-11 12:33:02 +08:00
mwojcik
8f4e30dd9c satman: support sub-subkernels, routing 2024-01-11 12:33:02 +08:00
mwojcik
e31a31c4ff master: drtioaux: 
- support async flag
- source in packets
- rerouting packets
 2024-01-11 12:33:02 +08:00
mwojcik
6ca1719033 comms: fix compilation on standalone 2023-11-14 14:08:31 +08:00
mwojcik
aebc739c1e add support for tar flashable (sub)kernels 2023-11-13 11:24:23 +08:00
linuswck
e1b2c45813 kasli_soc & zc706: Fix GTX Clock Path during INIT 2023-11-07 18:55:08 +08:00
linuswck
e6372b9766 zynq_clocking: Allow ext signal to set cur_clk csr 
- for example, current_clock csr can be connected to tx_init.done
 2023-11-07 18:55:08 +08:00
linuswck
07044752b6 zynq_clocking: add ext_async_rst to AsyncRstSYNCR 2023-11-07 18:55:08 +08:00
linuswck
79fc5a7789 zynq_clocking: expose mmcm_locked for SYSCRG 
- mmcm_locked -> self.mmcm_locked
 2023-11-07 18:55:08 +08:00
mwojcik
6c8346ca5f subkernel: improve stability, 
fix exception on awaiting message
 2023-11-02 16:58:34 +08:00
mwojcik
b76f634686 drtio: increase robustness for longer payloads 2023-11-02 14:48:52 +08:00
morgan
4a34777b97 refactor i2c, io_expander, task under the same cfg 2023-10-25 11:52:04 +08:00
morgan
43e4527392 fix kasli-soc demo compilation warning 2023-10-25 11:45:13 +08:00
mwojcik
0a3bfc9a61 subkernel: separate tags and data 2023-10-18 12:03:43 +08:00
Egor Savkin
d3fbfd75b0 Fix grabber build and warning 
Signed-off-by: Egor Savkin <es@m-labs.hk>
 2023-10-18 11:24:43 +08:00
Egor Savkin
b768d5648c Add grabber module 
Signed-off-by: Egor Savkin <es@m-labs.hk>
 2023-10-16 14:35:20 +08:00
Sebastien Bourdeauducq
812aea33b3 rustfmt 2023-10-11 17:56:30 +08:00
linuswck
136e24f597 kasli-soc: Add BUFG to the IBUFGDS for MMCM CLKIN1 
- Fix Vivado Compilation Error [DRC REQP-119]
- MMCME2_ADV CLKIN1 and CLKIN2 are now driven from the same source type (BUFG)
 2023-10-11 16:45:26 +08:00
linuswck
a4d1be00c0 Firmware: Add drtio_eem.rs support 
- Port from Artiq repo
- Initialize the drtio_eem on main, rtio_clocking
- Driver for eem_transceiver
 2023-10-10 11:22:05 +08:00
linuswck
b15322b6ba kasli_soc: Add support for shuttler on gateware 
- Port from artiq repo
- Add EEM_DRTIO gateware
 2023-10-10 11:22:05 +08:00
linuswck
8fd1306145 zynq_clocking: Add sys5x, 208MHz CLK & IDELAYCTRL 
- Port from artiq repo
- Generate sys5x for for EEM Serdes, 208MHz REF Clock for IDELAYCTRL
- Add IDELAYCTRL for IDEALYE2 in EEM Serdes
 2023-10-10 11:21:34 +08:00
Sebastien Bourdeauducq
a28a819b18 add manifests target to PHONY 2023-10-09 18:29:53 +08:00
Sebastien Bourdeauducq
3f414278e2 cleanup 2023-10-09 18:28:20 +08:00
Sebastien Bourdeauducq
e5aafad60d force cargo to use our copy of zynq-rs 2023-10-09 18:27:58 +08:00
mwojcik
b9a0bcabeb ksupport: fix build on acpki variants 2023-10-09 17:10:45 +08:00
mwojcik
8eb359ee42 cargo fmt 2023-10-09 11:50:47 +08:00
mwojcik
7263862fd8 satellite: support optional args 2023-10-09 11:42:51 +08:00
mwojcik
29cc0a6e28 ddma/subkernel: fix wrong destination reported 2023-10-09 11:42:51 +08:00
mwojcik
616c40429e satellite: process kernel requests more often 2023-10-09 11:42:51 +08:00
mwojcik
3ea8147966 subkernel: send async statuses when requested 2023-10-09 11:42:51 +08:00
mwojcik
cb79c12284 satellite: support subkernels 2023-10-09 11:42:51 +08:00
mwojcik
623cc7b79e libkernel -> ksupport 2023-10-09 11:42:51 +08:00
mwojcik
49205eea17 satellite gateware: add kernel rtio to cri 2023-10-09 11:36:23 +08:00
mwojcik
6885c618b5 move kernel-related code to separate library 2023-10-09 11:36:23 +08:00
mwojcik
c696fd826f master: support optional args 2023-10-09 10:35:47 +08:00
mwojcik
4b3c9a3d08 rtio_mgt: remove support for async messages 2023-10-09 10:35:47 +08:00
mwojcik
779aea7c6a check subkernel exceptions only when awaited 2023-10-09 10:35:03 +08:00
mwojcik
6785ca2c85 subkernel: port master support 2023-10-09 10:35:03 +08:00
sven-oxionics
656cbf4546 kasli_soc: use sed_lanes value from HW description 
https://github.com/m-labs/artiq/pull/1745 added a field for setting the number of SED lanes to the HW description. This commit makes it so that the setting is used for Kasli Soc as well.
 2023-10-06 15:37:56 +01:00
mwojcik
ecd4ca333c rtio_clocking: inform the user if PLL is bypassed 2023-10-06 16:27:25 +08:00
mwojcik
ae3099dd8e kasli_soc: support 100MHz clock 2023-10-06 16:27:25 +08:00
mwojcik
49810da188 runtime: wait longer for PLL lock 2023-10-05 12:17:43 +08:00
mwojcik
e451598a06 satman: fix dma reporting wrong destination 2023-09-22 10:29:48 +08:00