srenblad/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

dma: fix and cleanup test

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2020-07-13 18:58:08 +08:00
parent 5c3c3c26b5
commit 12ba867268
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/gateware/test_dma.py
View File

@ -26,7 +26,6 @@ class AXIMemorySim:
while True:
if len(self.queue) < self.max_queue:
request = yield from self.bus.read_ar()
print(request.addr)
self.queue.append(request)
else:
yield
@ -44,7 +43,7 @@ class AXIMemorySim:
if request.addr % self.align:
raise ValueError
addr = request.addr//self.align + i
if addr < len(self.queue):
if addr < len(self.data):
data = self.data[addr]
else:
data = 0