|
|
eef64d6338
|
Update JobSet
|
2025-10-21 18:17:17 +08:00 |
|
|
|
0aa374e65f
|
flake update
- update for kicad v9.0.5
- After kicad v9.0.3, env var $JOBSET_OUTPUT_WORK_PATH is added. This is useful for special command execution
|
2025-10-21 17:15:52 +08:00 |
|
|
|
53c148a38c
|
3D: Update front panel & heat spreader design
|
2025-10-17 19:40:07 +08:00 |
|
|
|
cd6f67d03c
|
AUX_PSU: Add fiducials marks
|
2025-10-17 19:40:03 +08:00 |
|
|
|
e609df42f6
|
AUX_PSU: LT3045-1 -> LT3045
|
2025-10-15 12:26:23 +08:00 |
|
|
|
dd122939c5
|
optic_adapter_mounting_plate: define holes in thread dimensions
|
2025-10-15 12:22:04 +08:00 |
|
|
|
ab4737bec9
|
sch,pcb: DFM
- Change incorrect P/N
- Add comments
- Update 3D model
|
2025-10-15 12:13:53 +08:00 |
|
|
|
936753c51b
|
AUX_PSU: LT3045 Use 0.3mm Thermal Vias for cost saving
|
2025-08-12 12:58:03 +08:00 |
|
|
|
04826cc44e
|
jobset: Plot F.Fab & B.Fab layers
|
2025-08-08 18:04:17 +08:00 |
|
|
|
3aa217c294
|
rm duplicated flake
|
2025-08-08 17:24:01 +08:00 |
|
|
|
05dd566980
|
pcb: DFM & add solder jumper to ILIM signal path
- Add impedance Table
- Configuration of 3 Position solder jumper
- LT3045 ILIM -> ADC (Default): Connected
- LT3045 ILIM -> AUX_PSU (Default): Disconnected
|
2025-08-08 17:23:52 +08:00 |
|
|
|
f53f863b74
|
Update heat_spreader hole position
|
2025-08-08 17:20:36 +08:00 |
|
|
|
473c88009c
|
Add Molex Minifit sym, fp & model, Update sch, pcb
- Update copper thieving pattern
|
2025-07-30 18:56:38 +08:00 |
|
|
|
c7e8c93f3c
|
Update Heat Spreader design
- Keep it clear off the board edge after installation
|
2025-07-30 18:50:16 +08:00 |
|
|
|
aa0bcde04b
|
Add Copper Thieving pattern
|
2025-07-30 16:41:26 +08:00 |
|
|
|
2f2157d9ea
|
Cleanup, Fix BOM and Update 3D Model Path
|
2025-07-29 17:05:15 +08:00 |
|
|
|
60dbd21e01
|
Add Heat Spreader to Kirdy Main Board
- Kirdy Jobset will copy the heat spreader step file to "result" folder
|
2025-07-25 19:29:31 +08:00 |
|
|
|
dc4163cba8
|
Add CERN-OHL-S v2
|
2025-07-25 17:45:37 +08:00 |
|
|
|
b15355718a
|
Refine layout, Update 3D model & AUX PSU design
- Refine Kirdy Layout
- Update Front Panel 3D Model and add Freecad Design files
- Add AUX_PSU design files
|
2025-07-25 17:45:33 +08:00 |
|
|
|
52a7efc0f5
|
Finish layout
- Require touch up
- Remove potential tombstone effect on capacitor
- Update flake.nix
|
2025-07-18 16:18:04 +08:00 |
|
|
|
ba40314d30
|
Schematics done. Preliminary Layout Done
|
2025-07-10 19:35:18 +08:00 |
|
|
|
6cc0334a5b
|
Update flake for kicad 9
|
2025-07-10 19:34:18 +08:00 |
|
|
|
b89f99d82c
|
README: 802.11 -> 802.3
|
2025-03-04 19:01:56 +08:00 |
|
|
|
4d6115bee5
|
README: Update Compliance voltage
|
2025-03-04 18:41:07 +08:00 |
|
|
|
c6d8770e23
|
Update Power input requirement
- Please refer to test result in Issue #55
|
2025-03-04 17:51:07 +08:00 |
|
|
|
6256824815
|
Readme: Fix formatting and add desc to LF Mod Input
|
2025-02-26 19:14:21 +08:00 |
|
|
|
a9ef878c7e
|
Update README with Electrical Specs
|
2025-02-26 19:07:15 +08:00 |
|
|
|
4c69a080b1
|
bom: update MFR_PN and descriptions of SMA Cable
|
2024-02-06 17:11:23 +08:00 |
|
|
|
c08d3d36b4
|
Panel: Add Mounting Plates for Fiber Optic Adapters
|
2024-02-05 14:40:11 +08:00 |
|
|
|
c7cfa18a99
|
sch: Add M3 Washer to BOM
|
2024-01-30 12:06:45 +08:00 |
|
|
|
43c5afefab
|
sch: correct MFR/PNs for BSS138, TLV9001, TPS54620
|
2024-01-24 10:35:08 +08:00 |
|
|
|
0cb1e783c0
|
flake: cleanup tmpdir management
|
2023-12-30 11:47:59 +08:00 |
|
|
|
b5d6ee6035
|
flake: update dependencies
|
2023-12-30 11:47:48 +08:00 |
|
|
|
b802e37bf4
|
flake: Create TMP dir and use it for $HOME PATH
|
2023-12-21 16:22:19 +08:00 |
|
|
|
1a4b4a2484
|
sch, pcb: Correct opamp input polarity of TEC_VSEN
- +ve IN connects to TEC+
- -ve IN connects to TEC-
|
2023-12-19 17:49:15 +08:00 |
|
|
|
f847cfadb4
|
sch, pcb: Add 0R to use TEC_VREF to bias TEC_VSEN
- Optional
|
2023-12-19 17:08:10 +08:00 |
|
|
|
f3f3e609e5
|
Update Front Panel Text Markings
- Move the LF MOD and HF MOD text up by 1.5mm
|
2023-12-18 16:05:12 +08:00 |
|
|
|
80b9848539
|
update flake: KiCAD_BOM_Generator
|
2023-12-18 16:05:12 +08:00 |
|
|
|
a2cb5ce624
|
sch, pcb: Add TDAC_VFB. Change 2u2 PMLCAP P/N
- Connect TDAC voltage output through a RC LPF to MCU PC0(ADC123_IN10)
- 2u2 PMLCAP P/N is changed to 16V version instead of 35V for lower cost
|
2023-12-18 16:05:08 +08:00 |
|
|
|
7ac52b7a1b
|
PCB: Correct Y169010R0000T9L Footprint
- Add more space between the pin holes and resistor body
|
2023-12-13 15:33:49 +08:00 |
|
|
|
901f394ab3
|
Correct graphical mistakes in LTC3261 symbol
- no functional changes
|
2023-12-13 12:18:14 +08:00 |
|
|
|
ef732cf36b
|
sch, pcb: correct polarity of LT3094xMSE C_Set
|
2023-12-13 11:50:50 +08:00 |
|
|
|
6cd368a203
|
sch: Add SMA Jack to Plug Cable to BOM
- Internal SMA cable connecting LD adapter and Front Panel
|
2023-12-13 11:29:01 +08:00 |
|
|
|
eaea402d9c
|
Add copper plate to LD Adapter 3D model
|
2023-12-13 11:29:01 +08:00 |
|
|
|
9e1f359d78
|
flake: Generate prod files with flake.nix
- Generate production files with nix build .
|
2023-12-13 11:29:01 +08:00 |
|
|
|
a0c1ca1c58
|
pcb: Update clearance rules for JLCPCB manufacturing
- No layout is changed. Only copper clearance and width are modified.
|
2023-12-13 11:29:00 +08:00 |
|
|
|
aa8fd2c5cb
|
sch: Update PN and Comments
|
2023-12-13 11:29:00 +08:00 |
|
|
|
6d686d7170
|
sch: Place Y169010R Power Resistor
- cannot find purchasable PDY10R000F Power Resistor
|
2023-12-13 11:29:00 +08:00 |
|
|
|
816e273b7a
|
sch: Add JLCPCB M3 x 8 Screws PN
|
2023-12-13 11:29:00 +08:00 |
|
|
|
b0e798a83e
|
sch: Set the mcu 2.54mm Prog HDR to be placed
|
2023-12-13 11:29:00 +08:00 |
|
