Syrostan-MCU-C/FPGA/lvds/top.ys

3 lines
142 B
Plaintext
Raw Normal View History

2022-01-22 17:50:49 +08:00
read_verilog top.v
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ice40 -top top -json top.json