shareef
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

gateware: add moninj

This commit is contained in:
Sebastien Bourdeauducq 2020-04-24 13:36:36 +08:00
parent 4cb73f32aa
commit 3a77ddbcc9
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
zc706.py
View File

@ -46,6 +46,9 @@ class ZC706(SoCCore):
self.comb += self.rtio.cri.connect(self.rtio_core.cri) self.comb += self.rtio.cri.connect(self.rtio_core.cri)
self.submodules.rtio_moninj = rtio.MonInj(rtio_channels)
self.csr_devices.append("rtio_moninj")
def write_csr_file(soc, filename): def write_csr_file(soc, filename):
with open(filename, "w") as f: with open(filename, "w") as f: