shareef
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

turn on bitstream compression

This commit is contained in:
Sebastien Bourdeauducq 2020-04-11 21:20:38 +08:00
parent 64ac021a36
commit 356860e8dc
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
zc706.py
View File

@ -15,6 +15,9 @@ from artiq.gateware.rtio.phy import ttl_simple
class ZC706(SoCCore): class ZC706(SoCCore):
def __init__(self): def __init__(self):
platform = zc706.Platform() platform = zc706.Platform()
platform.toolchain.bitstream_commands.extend([
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]",
])
SoCCore.__init__(self, platform=platform) SoCCore.__init__(self, platform=platform)
platform.add_platform_command("create_clock -name clk_fpga_0 -period 8 [get_pins \"PS7/FCLKCLK[0]\"]") platform.add_platform_command("create_clock -name clk_fpga_0 -period 8 [get_pins \"PS7/FCLKCLK[0]\"]")