renet
/
ENC424J600
10
1
Fork 1
Code Issues 3 Pull Requests 1 Projects Releases Wiki Activity

examples: Clarify SPI clock selection

fix-spi-clk
Harry Ho 2021-07-29 17:37:12 +08:00
parent 512fd154bd
commit 2da2a91572
2 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
examples/tcp_stm32f407.rs
View File

@ -117,7 +117,7 @@ const APP: () = {
.cfgr
.sysclk(168.mhz())
.hclk(168.mhz())
.pclk1(42.mhz())
.pclk2(42.mhz()) // used by SPI1
.require_pll48clk()
.freeze();
let mut delay = Delay::new(c.core.SYST, clocks);
@ -149,7 +149,7 @@ const APP: () = {
let spi_eth_port = Spi::spi1(
spi1, (spi1_sck, spi1_miso, spi1_mosi),
enc424j600::spi::interfaces::SPI_MODE,
Hertz(enc424j600::spi::interfaces::SPI_CLOCK_FREQ),
10_500_000.hz(), // PCLK2 @ 42MHz, set SPI1 baud rate as f_PCLK2 divided by 4
clocks);
SpiEth::new(spi_eth_port, spi1_nss)

6
examples/tx_stm32f407.rs
View File

@ -49,9 +49,7 @@ const APP: () = {
.cfgr
.sysclk(168.mhz())
.hclk(168.mhz())
//.pclk1(32.mhz())
.pclk1(42.mhz())
//.pclk2(64.mhz())
.pclk2(42.mhz()) // used by SPI1
.require_pll48clk()
.freeze();
let mut delay = Delay::new(c.core.SYST, clocks);
@ -80,7 +78,7 @@ const APP: () = {
let spi_eth_port = Spi::spi1(
spi1, (spi1_sck, spi1_miso, spi1_mosi),
enc424j600::spi::interfaces::SPI_MODE,
Hertz(enc424j600::spi::interfaces::SPI_CLOCK_FREQ),
10_500_000.hz(), // PCLK2 @ 42MHz, set SPI1 baud rate as f_PCLK2 divided by 4
clocks);
SpiEth::new(spi_eth_port, spi1_nss)