forked from M-Labs/artiq-zynq
use IOSERDES TTL
This commit is contained in:
parent
bd7d58e239
commit
7ee67db8e3
@ -113,16 +113,16 @@ class NIST_CLOCK(ZC706):
|
|||||||
rtio_channels = []
|
rtio_channels = []
|
||||||
for i in range(16):
|
for i in range(16):
|
||||||
if i % 4 == 3:
|
if i % 4 == 3:
|
||||||
phy = ttl_simple.InOut(platform.request("ttl", i))
|
phy = ttl_serdes_7series.InOut_8X(platform.request("ttl", i))
|
||||||
self.submodules += phy
|
self.submodules += phy
|
||||||
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=512))
|
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=512))
|
||||||
else:
|
else:
|
||||||
phy = ttl_simple.Output(platform.request("ttl", i))
|
phy = ttl_serdes_7series.Output_8X(platform.request("ttl", i))
|
||||||
self.submodules += phy
|
self.submodules += phy
|
||||||
rtio_channels.append(rtio.Channel.from_phy(phy))
|
rtio_channels.append(rtio.Channel.from_phy(phy))
|
||||||
|
|
||||||
for i in range(2):
|
for i in range(2):
|
||||||
phy = ttl_simple.InOut(platform.request("pmt", i))
|
phy = ttl_serdes_7series.InOut_8X(platform.request("pmt", i))
|
||||||
self.submodules += phy
|
self.submodules += phy
|
||||||
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=512))
|
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=512))
|
||||||
|
|
||||||
@ -163,8 +163,7 @@ class NIST_QC2(ZC706):
|
|||||||
|
|
||||||
# All TTL channels are In+Out capable
|
# All TTL channels are In+Out capable
|
||||||
for i in range(40):
|
for i in range(40):
|
||||||
phy = ttl_simple.InOut(
|
phy = ttl_serdes_7series.InOut_8X(platform.request("ttl", i))
|
||||||
platform.request("ttl", i))
|
|
||||||
self.submodules += phy
|
self.submodules += phy
|
||||||
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=512))
|
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=512))
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user