occheung
/
sinarads
forked from sinara-hw/datasheets
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
210 Commits 2 Branches 0 Tags 8.1 MiB
Commit Graph

21 Commits

Author SHA1 Message Date
architeuthis b9b103b38e 2118-2128, 2245: fixes 2024-11-16 10:43:46 +08:00
architeuthidae b3358e9b93 2238: spellcheck, style 2024-11-16 10:43:46 +08:00
architeuthidae b7a9d08233 Standardize labels to preamble 2024-10-24 22:59:12 +02:00
architeuthidae c32b128d6f Unify preamble.tex, footnote.tex 2024-10-23 15:51:50 +02:00
occheung 7d993a4800 2238: remove min input edge rate 
Updates #48.
 2022-07-26 13:11:23 +08:00
occheung 2d0a866274 2238: add spec on max voltage with term 
Updates #35.
Same termination structure as bnc/sma-ttl card.
Technically the max allowable voltage with termination is a bit higher than 5V.
But it seems that it will still exceed the termination resistor rating limit at 5.5V.
The only method of acquiring V_ds & other parameters is by eye-balling the I-V curve of the MOSFET, which is not precise.
So the calculation assumes V_ds=0, just to be conservative.
 2022-06-17 16:07:21 +08:00
occheung 47e0c31705 ttl: update direction switches desc 
Updates #33
 2022-02-04 13:30:32 +08:00
occheung ed78d7f217 add front panel pictures to MCX/LVDS-TTL 
Using pdfs originated in the webpage drawings instead.
 2022-01-25 15:54:28 +08:00
occheung 9f6056f615 ttl: remove extra rtio break in example 2022-01-20 14:58:40 +08:00
occheung 9488a03aa4 ttl: factor out examples 
Also, the ttl timestamp_mu method has a parameter.
 2022-01-20 14:51:51 +08:00
occheung 611a0009af bump version 2022-01-19 15:34:54 +08:00
occheung 0b6c4e2b77 add the reset of the citation 
follow up of 56082b94
Update #25, #29
 2022-01-18 12:10:16 +08:00
occheung fa98eb2779 2238: remove transceiver counter 
To avoid readers' confusion.
 2022-01-14 16:15:18 +08:00
occheung 4ef628b708 dio: rename transceivers on the IO side 
Naming all transceivers on the IO side as "IO Bus Transceiver(s)".
Just to differentiate it from LVDS transceivers.
Closes #21.
 2022-01-14 14:41:14 +08:00
occheung 3654502d1b dio: add spec sources 
Also remove propagation delay specs from LVDS-TTL.
PCB traces would make a significant impact.
 2022-01-14 14:09:32 +08:00
Sebastien Bourdeauducq cd7d118f7c update disclaimers 2022-01-14 11:55:48 +08:00
occheung 6b24b54f60 ttl: add switch desc section 
Closes #20.
Closes #22.
 2022-01-11 16:56:38 +08:00
occheung ae4015fbd7 2238: simplify diagram 
Merging a transiceiver on the baseboard and another transceiver on the mezzanine into 2x transceivers.
So the EEM line does not split into odd/even transceivers, and no more jumping lines/hyper-abstract connections.

The termination switches still repsect the physical configuration, so it is not the cleanest.
Though. the connections should be easily understood.
 2022-01-07 13:57:22 +08:00
occheung 80ff743583 2238: remove capacitance & quiet output specs 2022-01-04 13:18:58 +08:00
occheung fc728b842d 2238: fix typo of mezzanine 2022-01-04 09:44:50 +08:00
occheung 05b7f12c2b 2238: init 2022-01-03 17:21:05 +08:00