occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

sim/devices: remove implicit core

This commit is contained in:
Sebastien Bourdeauducq 2014-08-13 18:37:01 +08:00
parent c18495d484
commit fd16be6f73
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/sim/devices.py
View File

@ -10,6 +10,7 @@ class Core:
class Input(AutoContext):
parameters = "name"
implicit_core = False
def build(self):
self.prng = Random()
@ -27,6 +28,7 @@ class Input(AutoContext):
class WaveOutput(AutoContext):
parameters = "name"
implicit_core = False
def pulse(self, frequency, duration):
time.manager.event(("pulse", self.name, frequency, duration))
@ -34,6 +36,7 @@ class WaveOutput(AutoContext):
class VoltageOutput(AutoContext):
parameters = "name"
implicit_core = False
def set(self, value):
time.manager.event(("set_voltage", self.name, value))