forked from M-Labs/artiq
sdram: clean up console output
This commit is contained in:
parent
206664afd9
commit
f4719ae24b
|
@ -367,8 +367,9 @@ mod ddr {
|
||||||
}
|
}
|
||||||
|
|
||||||
if max_delay <= min_delay {
|
if max_delay <= min_delay {
|
||||||
log!(logger, "Zero window: {}: {}-{}\n",
|
log!(logger, "Zero window: {}: {}-{} ({})\n",
|
||||||
DQS_SIGNAL_COUNT - n - 1, min_delay, max_delay);
|
DQS_SIGNAL_COUNT - n - 1, min_delay, max_delay,
|
||||||
|
max_seen_valid);
|
||||||
return false
|
return false
|
||||||
}
|
}
|
||||||
if max_seen_valid <= 5 {
|
if max_seen_valid <= 5 {
|
||||||
|
@ -379,9 +380,7 @@ mod ddr {
|
||||||
}
|
}
|
||||||
|
|
||||||
let mean_delay = (min_delay + max_delay) / 2;
|
let mean_delay = (min_delay + max_delay) / 2;
|
||||||
log!(logger, "{}: {}+-{}, ",
|
log!(logger, "{}+-{} ", mean_delay, max_seen_valid / 2);
|
||||||
DQS_SIGNAL_COUNT - n - 1, mean_delay,
|
|
||||||
max_seen_valid / 2);
|
|
||||||
|
|
||||||
// Set delay to the middle
|
// Set delay to the middle
|
||||||
ddrphy::rdly_dq_rst_write(1);
|
ddrphy::rdly_dq_rst_write(1);
|
||||||
|
|
Loading…
Reference in New Issue