occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

si590 -> si549 

Had mistaken the part numbers.
This commit is contained in:
Sebastien Bourdeauducq 2019-07-07 09:39:55 +08:00
parent dceb5ae501
commit e4fff390a8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/wrpll/si590.py → artiq/gateware/wrpll/si549.py
View File

@ -25,7 +25,7 @@ class ADPLLProgrammer(Module):
self.sda_oe.attr.add("no_retiming") self.sda_oe.attr.add("no_retiming")
class Si590(Module, AutoCSR): class Si549(Module, AutoCSR):
def __init__(self, pads): def __init__(self, pads):
self.gpio_enable = CSRStorage(reset=1) self.gpio_enable = CSRStorage(reset=1)
self.gpio_in = CSRStatus(2) self.gpio_in = CSRStatus(2)