occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

kasli: fix disable_si5324_ibuf no_retiming

This commit is contained in:
Sebastien Bourdeauducq 2018-02-19 12:18:59 +08:00
parent a93decdef2
commit c329c83676
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/targets/kasli.py
View File

@ -384,7 +384,7 @@ class Master(MiniSoC, AMPSoC):
# The GTP acts up if you send any glitch to its # The GTP acts up if you send any glitch to its
# clock input, even while the PLL is held in reset. # clock input, even while the PLL is held in reset.
self.disable_si5324_ibuf = Signal(reset=1) self.disable_si5324_ibuf = Signal(reset=1)
self.disable_si5324_ibuf.attr.add("keep") self.disable_si5324_ibuf.attr.add("no_retiming")
si5324_clkout = self.platform.request("si5324_clkout") si5324_clkout = self.platform.request("si5324_clkout")
si5324_clkout_buf = Signal() si5324_clkout_buf = Signal()
self.specials += Instance("IBUFDS_GTE2", self.specials += Instance("IBUFDS_GTE2",
@ -440,7 +440,7 @@ class Satellite(BaseSoC):
self.csr_devices.append("rtio_moninj") self.csr_devices.append("rtio_moninj")
disable_si5324_ibuf = Signal(reset=1) disable_si5324_ibuf = Signal(reset=1)
disable_si5324_ibuf.attr.add("keep") disable_si5324_ibuf.attr.add("no_retiming")
si5324_clkout = platform.request("si5324_clkout") si5324_clkout = platform.request("si5324_clkout")
si5324_clkout_buf = Signal() si5324_clkout_buf = Signal()
self.specials += Instance("IBUFDS_GTE2", self.specials += Instance("IBUFDS_GTE2",