occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

transforms.llvm_ir_generator: i64 doesn't need sret (fixes #228).

This commit is contained in:
whitequark 2016-01-15 23:58:04 +00:00
parent e0d5b77e27
commit bed62349d2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/compiler/transforms/llvm_ir_generator.py
View File

@ -181,7 +181,7 @@ class LLVMIRGenerator:
def needs_sret(self, lltyp, may_be_large=True):
if isinstance(lltyp, ll.VoidType):
return False
elif isinstance(lltyp, ll.IntType) and lltyp.width <= 32:
elif isinstance(lltyp, ll.IntType):
return False
elif isinstance(lltyp, ll.PointerType):
return False