occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

llvm_ir: move stacksave before lltag alloca in build_rpc

Browse Source 
Signed-off-by: Steve Fan <sf@m-labs.hk>
This commit is contained in:
Steve Fan 2021-12-16 16:21:16 +08:00 committed by Sebastien Bourdeauducq
parent 5818bc0878
commit 759f00416b
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/compiler/transforms/llvm_ir_generator.py
View File

@ -1328,13 +1328,13 @@ class LLVMIRGenerator:
self.engine.process(diag) self.engine.process(diag)
tag += ir.rpc_tag(fun_type.ret, ret_error_handler) tag += ir.rpc_tag(fun_type.ret, ret_error_handler)
llstackptr = self.llbuilder.call(self.llbuiltin("llvm.stacksave"), [],
name="rpc.stack")
lltag = self.llconst_of_const(ir.Constant(tag, builtins.TStr())) lltag = self.llconst_of_const(ir.Constant(tag, builtins.TStr()))
lltagptr = self.llbuilder.alloca(lltag.type) lltagptr = self.llbuilder.alloca(lltag.type)
self.llbuilder.store(lltag, lltagptr) self.llbuilder.store(lltag, lltagptr)
llstackptr = self.llbuilder.call(self.llbuiltin("llvm.stacksave"), [],
name="rpc.stack")
llargs = self.llbuilder.alloca(llptr, ll.Constant(lli32, len(args)), llargs = self.llbuilder.alloca(llptr, ll.Constant(lli32, len(args)),
name="rpc.args") name="rpc.args")
for index, arg in enumerate(args): for index, arg in enumerate(args):