occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

bootloader: fix imports

This commit is contained in:
Sebastien Bourdeauducq 2019-11-06 14:45:55 +08:00
parent 5279bc275a
commit 6644903843
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/firmware/bootloader/main.rs
View File

@ -10,11 +10,11 @@ extern crate board_misoc;
use core::{ptr, slice}; use core::{ptr, slice};
use crc::crc32; use crc::crc32;
use byteorder::{ByteOrder, BigEndian}; use byteorder::{ByteOrder, BigEndian};
use board_misoc::{ident, cache, sdram, boot, mem as board_mem}; use board_misoc::{ident, cache, sdram, config, boot, mem as board_mem};
#[cfg(has_slave_fpga_cfg)] #[cfg(has_slave_fpga_cfg)]
use board_misoc::slave_fpga; use board_misoc::slave_fpga;
#[cfg(has_ethmac)] #[cfg(has_ethmac)]
use board_misoc::{clock, ethmac, config, net_settings}; use board_misoc::{clock, ethmac, net_settings};
use board_misoc::uart_console::Console; use board_misoc::uart_console::Console;
fn check_integrity() -> bool { fn check_integrity() -> bool {