occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

rtio/dma: fix previous commit

This commit is contained in:
Sebastien Bourdeauducq 2020-07-12 10:14:22 +08:00
parent f2e0d27334
commit 4340a5cfc1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/rtio/dma.py
View File

@ -12,7 +12,7 @@ def _reverse_bytes(s, g):
class WishboneReader(Module): class WishboneReader(Module):
def __init__(self): def __init__(self, bus):
self.bus = bus self.bus = bus
aw = len(bus.adr) aw = len(bus.adr)