occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

suservo: fix clkout cd drive

This commit is contained in:
Robert Jördens 2018-04-24 10:18:32 +00:00
parent f74998a5e0
commit 3942c2d274
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
artiq/gateware/targets/kasli.py
View File

@ -544,7 +544,8 @@ class SUServo(_StandaloneBase):
clkout = Signal() clkout = Signal()
clkout_fabric = Signal() clkout_fabric = Signal()
self.specials += [ self.specials += [
DifferentialInput(pads.clkout_p, pads.clkout_n, clkout), DifferentialInput(
sampler_pads.clkout_p, sampler_pads.clkout_n, clkout),
Instance("BUFH", i_I=clkout, o_O=clkout_fabric), Instance("BUFH", i_I=clkout, o_O=clkout_fabric),
Instance("BUFIO", i_I=clkout, o_O=su.adc.clkout_io) Instance("BUFIO", i_I=clkout, o_O=su.adc.clkout_io)
] ]
@ -602,12 +603,12 @@ class SUServo(_StandaloneBase):
self.add_rtio(rtio_channels) self.add_rtio(rtio_channels)
platform.add_period_constraint(su.adc.cd_ret.clk, 8.) platform.add_period_constraint(self.cd_ret.clk, 8.)
platform.add_false_path_constraints( platform.add_false_path_constraints(
su.adc.cd_ret.clk, self.cd_ret.clk,
self.rtio_crg.cd_rtio.clk) self.rtio_crg.cd_rtio.clk)
platform.add_false_path_constraints( platform.add_false_path_constraints(
su.adc.cd_ret.clk, self.cd_ret.clk,
self.crg.cd_sys.clk) self.crg.cd_sys.clk)