occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

urukul: fix typos

This commit is contained in:
Sebastien Bourdeauducq 2019-01-21 19:37:33 +08:00
parent 30b2f54baa
commit 30051133b7
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/coredevice/ad9910.py
View File

@ -615,7 +615,7 @@ class AD9910:
This method first locates a valid SYNC_IN delay at zero validation This method first locates a valid SYNC_IN delay at zero validation
window size (setup/hold margin) by scanning around `search_seed`. It window size (setup/hold margin) by scanning around `search_seed`. It
then looks for similar valid delays at successively larger validation then looks for similar valid delays at successively larger validation
window sizes until none can be found. It then deacreses the validation window sizes until none can be found. It then decreases the validation
window a bit to provide some slack and stability and returns the window a bit to provide some slack and stability and returns the
optimal values. optimal values.

2
artiq/coredevice/urukul.py
View File

@ -340,7 +340,7 @@ class CPLD:
and align it to the current RTIO timestamp. and align it to the current RTIO timestamp.
The SYNC_IN signal is derived from the coarse RTIO clock The SYNC_IN signal is derived from the coarse RTIO clock
and the divider must be a power of two two. and the divider must be a power of two.
Configure ``sync_sel == 0``. Configure ``sync_sel == 0``.
:param div: SYNC_IN frequency divider. Must be a power of two. :param div: SYNC_IN frequency divider. Must be a power of two.