forked from M-Labs/artiq
1
0
Fork 0

test: fix hardware testbench trying to write to ARTIQ_ROOT

This commit is contained in:
Sebastien Bourdeauducq 2023-04-30 17:16:36 +08:00
parent d5a7755584
commit 0e7e30d46e
1 changed files with 4 additions and 1 deletions

View File

@ -5,6 +5,7 @@ import os
import sys import sys
import unittest import unittest
import logging import logging
from tempfile import TemporaryDirectory
from artiq.master.databases import DeviceDB, DatasetDB from artiq.master.databases import DeviceDB, DatasetDB
from artiq.master.worker_db import DeviceManager, DatasetManager, DeviceError from artiq.master.worker_db import DeviceManager, DatasetManager, DeviceError
@ -19,9 +20,10 @@ logger = logging.getLogger(__name__)
@unittest.skipUnless(artiq_root, "no ARTIQ_ROOT") @unittest.skipUnless(artiq_root, "no ARTIQ_ROOT")
class ExperimentCase(unittest.TestCase): class ExperimentCase(unittest.TestCase):
def setUp(self): def setUp(self):
self.tempdir = TemporaryDirectory(prefix="artiq_hw_test")
self.device_db = DeviceDB(os.path.join(artiq_root, "device_db.py")) self.device_db = DeviceDB(os.path.join(artiq_root, "device_db.py"))
self.dataset_db = DatasetDB( self.dataset_db = DatasetDB(
os.path.join(artiq_root, "dataset_db.mdb")) os.path.join(self.tempdir.name, "dataset_db.mdb"))
self.device_mgr = DeviceManager( self.device_mgr = DeviceManager(
self.device_db, virtual_devices={"scheduler": DummyScheduler()}) self.device_db, virtual_devices={"scheduler": DummyScheduler()})
self.dataset_mgr = DatasetManager(self.dataset_db) self.dataset_mgr = DatasetManager(self.dataset_db)
@ -29,6 +31,7 @@ class ExperimentCase(unittest.TestCase):
def tearDown(self): def tearDown(self):
self.device_mgr.close_devices() self.device_mgr.close_devices()
self.dataset_db.close_db() self.dataset_db.close_db()
self.tempdir.cleanup()
def create(self, cls, *args, **kwargs): def create(self, cls, *args, **kwargs):
try: try: