newell/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

Clean up warning take 2

Browse Source
This commit is contained in:
newell 2024-11-01 17:28:53 -07:00
parent b3ab7a7950
commit 463efcf194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/runtime/src/rtio_clocking.rs
View File

@ -454,7 +454,7 @@ fn set_fclk0_freq(clk: RtioClock, cfg: &Config) {
.modify(|_, w| w.divisor0(divisor0).divisor1(divisor1));
});
} else {
warn!("Could not set fclk0 for target frequency of '{:?}'", target_freq);
warn!("Could not set fclk0 for target frequency: '{:?}'", target_freq);
}
}