parent
d67f4acc3b
commit
ac1cba597a
|
@ -4,7 +4,7 @@ version = "0.3.0"
|
||||||
repository = "https://github.com/rust-embedded/riscv"
|
repository = "https://github.com/rust-embedded/riscv"
|
||||||
authors = ["David Craven <david@craven.ch>"]
|
authors = ["David Craven <david@craven.ch>"]
|
||||||
categories = ["embedded", "hardware-support", "no-std"]
|
categories = ["embedded", "hardware-support", "no-std"]
|
||||||
description = "Low level access to RISCV processors"
|
description = "Low level access to RISC-V processors"
|
||||||
keywords = ["riscv", "register", "peripheral"]
|
keywords = ["riscv", "register", "peripheral"]
|
||||||
license = "ISC"
|
license = "ISC"
|
||||||
|
|
||||||
|
|
|
@ -1,4 +1,4 @@
|
||||||
//! Low level access to RISCV processors
|
//! Low level access to RISC-V processors
|
||||||
//!
|
//!
|
||||||
//! This crate provides:
|
//! This crate provides:
|
||||||
//!
|
//!
|
||||||
|
|
|
@ -1,4 +1,4 @@
|
||||||
//! RISCV CSR's
|
//! RISC-V CSR's
|
||||||
//!
|
//!
|
||||||
//! The following registers are not available on 64-bit implementations.
|
//! The following registers are not available on 64-bit implementations.
|
||||||
//!
|
//!
|
||||||
|
|
Loading…
Reference in New Issue