This website requires JavaScript.
Explore
Help
Sign In
morgan
/
vexriscv-rust
Watch
1
Star
0
Fork
You've already forked vexriscv-rust
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
6008a2dc04
vexriscv-rust
/
src
/
register
/
vdci.rs
4 lines
73 B
Rust
Raw
Normal View
History
Unescape
Escape
Fix register docs
2020-06-14 19:32:33 +08:00
//! DCache Information register
register: add vexriscv-specific registers Vexriscv in its normal configuration has its own registers for things such as machine interrupts and system interrupts. Add wrappers for these registers. Signed-off-by: Sean Cross <sean@xobs.io>
2020-01-08 17:22:16 +08:00
read_csr_as_usize!
(
0xCC0
,
__read_vdci
)
;