2017-09-19 22:04:12 +08:00
|
|
|
[package]
|
2019-12-28 18:11:12 +08:00
|
|
|
name = "vexriscv"
|
2020-08-04 17:18:10 +08:00
|
|
|
version = "0.0.3"
|
2019-12-28 18:11:12 +08:00
|
|
|
repository = "https://github.com/xobs/vexriscv-rust"
|
|
|
|
authors = ["Sean Cross <sean@xobs.io>", "The RISC-V Team <risc-v@teams.rust-embedded.org>"]
|
2019-12-28 18:14:52 +08:00
|
|
|
categories = ["embedded", "hardware-support", "no-std"]
|
2019-12-28 18:11:12 +08:00
|
|
|
description = "Low level access to the VexRiscv processor"
|
|
|
|
keywords = ["riscv", "register", "peripheral", "vexriscv"]
|
2017-09-19 22:04:12 +08:00
|
|
|
license = "ISC"
|
|
|
|
|
2018-08-12 13:56:17 +08:00
|
|
|
[features]
|
2019-12-28 18:11:12 +08:00
|
|
|
inline-asm = []
|