forked from M-Labs/artiq-zynq
13 lines
506 B
Python
13 lines
506 B
Python
# Clocking/Reset
|
|
# Create rio and rio_phy domains based on sys
|
|
# with reset controlled by CSR.
|
|
#
|
|
# The `rio` CD contains logic that is reset with `core.reset()`.
|
|
# That's state that could unduly affect subsequent experiments,
|
|
# i.e. input overflows caused by input gates left open, FIFO events far
|
|
# in the future blocking the experiment, pending RTIO or
|
|
# wishbone bus transactions, etc.
|
|
# The `rio_phy` CD contains state that is maintained across
|
|
# `core.reset()`, i.e. TTL output state, OE, DDS state.
|
|
|