Comparing b4a75fd8c9..9e3877fcef - artiq-zynq - M-Labs Git

morgan

/

artiq-zynq

forked from M-Labs/artiq-zynq

..

Author	SHA1	Message	Date
morgan	9e3877fcef	sim: prototyping frame decoder sim: add double buffer sim: add eop marker for crc checker in double buffer sim: add KCode, pak type & CRC generator sim: add Stream Dispatcher	2024-11-07 12:09:03 +08:00
morgan	6671169a8e	cxp coredevice driver: init	2024-11-07 12:09:03 +08:00
morgan	f459ab1e73	api: add cxp api support for CTRL packet	2024-11-07 12:09:03 +08:00
morgan	3aa055b389	libboard_artiq: setup libboard_artiq: add cxp_downconn & cxp_upconn libboard_artiq: compile mem with cxp libboard_artiq: add cxp_proto libboard_artiq: add cxp_phys	2024-11-07 12:09:03 +08:00
morgan	4a09004589	cxp downconn firmware: packet testing	2024-11-07 12:09:03 +08:00
morgan	c0c498a995	cxp upconn firmware: packet testing	2024-11-07 12:09:03 +08:00
morgan	1cbf91de95	cxp protocol: init testing: add packet printing helper function testing: add rx loopback proto FW: use memory buffer for tx and rx proto FW: use byteoder crate to handle endianness proto FW: add event packet reader and writer proto FW: add error correction for 4x char	2024-11-07 12:09:03 +08:00
morgan	4b89d6fc0d	Cargo: add byteorder	2024-11-07 12:09:03 +08:00
morgan	606e77f97d	main: add testing	2024-11-07 12:09:03 +08:00
morgan	23e3b97572	cxp_phys: low speed serial & GTX setup downconn: add QPLL & GTX setup downconn: add DRP to change linerate up to 12.5Gbps downconn testing: add txuserclk config upconn: add low speed serital setup upconn & downconn: add linerate changer	2024-11-07 12:09:03 +08:00
morgan	df572de4db	zc706: add CXP_DEMO variant zc706: add fmc pads zc706: add constraint to fix comma alignment & setup/hold time issue zc706: add csr & mem group for cxp zc706: add CXP to rtio_channel	2024-11-07 12:09:03 +08:00
morgan	aca63ffb4a	cxp: add PHY and pipeline testing: add loopback tx for rx testing testing: add trigger, trigger ack for testing cxp: add upconn & downconn phy cxp: add upconn & downconn pipeline cxp: add rtlink	2024-11-07 12:09:03 +08:00
morgan	c60a919ad0	cxp pipeline: packet handling pipeline tx pipeline: add CRC32 inserter tx pipeline: add start & end of packet code inserter tx pipeline: add packet wrapper for start & stop packet indication tx pipeline: add code source for trigger & trigger ack packet tx pipeline: add packet for trigger & trigger ack tx pipeline: add test packet generator tx pipeline: add tx_command_packet for firmware tx command packet: add dma to store control packet rx pipeline: add reciever path rx pipeline: add duplicate char decoder rx pipeline: add trig ack checker rx pipeline: add packet decoder decoder: add test packet checher decoder: add packet DMA	2024-11-07 12:09:03 +08:00
morgan	a106e83403	cxp upconn gw: add low speed serial PHY testing: add debug fifo output b4 encoder cxp upconn: add low speed serial cxp upconn: add reset, tx_busy, tx_enable cxp upconn: add clockgen module for 20.83Mbps & 41.66Mbps using counters cxp upconn: add oserdes using CEInserter	2024-11-07 12:09:03 +08:00
morgan	555286f9e3	cxp downconn gw: add gtx up to 12.5Gbps testing: add txusrclk mmcm & loopback mode testing: add debug output testing: send comma in the middle of long packet to maintain lock downconn: don't put IDLE into fifo downconn: add GTX and QPLL support downconn: add DRP for GTX and QPLL to support all CXP linerates GTX: add gtx with mmcm for TXUSRCLK freq requirement GTX: add loopback mode parameter for testing GTX: add gtx with 40bits internal width GTX: use built-in comma aligner GTX: add comma checker to ensure comma is aligner on highest linerate GTX: set QPLL as CLK source for GTX	2024-11-07 12:09:03 +08:00

Diff Content Not Available