morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp upconn fw: test out crc32inserter pipeline

This commit is contained in:
morgan 2024-08-30 12:39:06 +08:00
parent 4458c28736
commit fffceefe7c
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/libboard_artiq/src/cxp_upconn.rs
View File

@ -5,15 +5,17 @@ use crate::pl::csr;
pub fn pipeline_test(timer: &mut GlobalTimer) { pub fn pipeline_test(timer: &mut GlobalTimer) {
let arr = [ let arr = [
0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08 // 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08
// 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, // CXP CRC-32 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, // CXP CRC-32
// 0x56, 0x86, 0x5D, 0x6f, // 0x56, 0x86, 0x5D, 0x6f,
]; ];
const LEN: usize = 12; const LEN: usize = 20;
let mut pak_arr: [u8; LEN] = [0; LEN]; let mut pak_arr: [u8; LEN] = [0; LEN];
unsafe { unsafe {
csr::cxp::txcore_din_len_write(arr.len() as u8);
for a in arr.iter() { for a in arr.iter() {
while csr::cxp::txcore_din_ready_read() == 0 {} while csr::cxp::txcore_din_ready_read() == 0 {}
// println!("{:#04X}", *a); // println!("{:#04X}", *a);