forked from M-Labs/artiq-zynq
cxp upconn fw: correct p3 word
This commit is contained in:
parent
d55bd81137
commit
f5eb196726
|
@ -17,9 +17,10 @@ pub fn crc_test() {
|
||||||
csr::cxp::crc_data_write(*a);
|
csr::cxp::crc_data_write(*a);
|
||||||
crc = csr::cxp::crc_value_read();
|
crc = csr::cxp::crc_value_read();
|
||||||
println!("input = {:#04x}", *a);
|
println!("input = {:#04x}", *a);
|
||||||
println!("CRC NOT(val.reverse) = {:#010x}", !crc.reverse_bits());
|
// println!("CRC NOT(val.reverse) = {:#010x}", !crc.reverse_bits());
|
||||||
// since the input bit are reversed when entering the crc engine, the output char need to be reversed to cancel out on the receiver side
|
// since the input bit are reversed when entering the crc engine, the output char need to be reversed to cancel out on the receiver side
|
||||||
println!("CRC CXP = {:#010x}", crc);
|
// println!("CRC CXP = {:#010x}", crc);
|
||||||
|
println!("CRC processed = {:#010x}", csr::cxp::crc_processed_read())
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
@ -73,8 +74,8 @@ pub fn tx_test(timer: &mut GlobalTimer) {
|
||||||
0b0011111001 | 0b1100000110 => {
|
0b0011111001 | 0b1100000110 => {
|
||||||
println!("K28.1 idling...")
|
println!("K28.1 idling...")
|
||||||
}
|
}
|
||||||
0b0011101010 => {
|
0b1010101010 => {
|
||||||
println!("D28.5 END idle")
|
println!("D21.5 END idle")
|
||||||
}
|
}
|
||||||
_ => {
|
_ => {
|
||||||
println!("encoded = {:#012b}", arr[i])
|
println!("encoded = {:#012b}", arr[i])
|
||||||
|
|
Loading…
Reference in New Issue