forked from M-Labs/artiq-zynq
cxp pipeline: fix code inserter at the end
This commit is contained in:
parent
91a73c225d
commit
e1f8077805
|
@ -22,7 +22,7 @@ class Code_Inserter(Module):
|
||||||
|
|
||||||
self.sync += [
|
self.sync += [
|
||||||
If(clr_cnt,
|
If(clr_cnt,
|
||||||
cnt.eq(0),
|
cnt.eq(cnt.reset),
|
||||||
).Elif(inc_cnt,
|
).Elif(inc_cnt,
|
||||||
cnt.eq(cnt + 1),
|
cnt.eq(cnt + 1),
|
||||||
)
|
)
|
||||||
|
@ -55,7 +55,6 @@ class Code_Inserter(Module):
|
||||||
fsm.act("COPY",
|
fsm.act("COPY",
|
||||||
sink.connect(source),
|
sink.connect(source),
|
||||||
|
|
||||||
# eop = end of packet?
|
|
||||||
If(sink.stb & sink.eop & source.ack,
|
If(sink.stb & sink.eop & source.ack,
|
||||||
NextState("IDLE"),
|
NextState("IDLE"),
|
||||||
)
|
)
|
||||||
|
@ -66,6 +65,7 @@ class Code_Inserter(Module):
|
||||||
|
|
||||||
fsm.act("IDLE",
|
fsm.act("IDLE",
|
||||||
sink.ack.eq(1),
|
sink.ack.eq(1),
|
||||||
|
clr_cnt.eq(1),
|
||||||
If(sink.stb,
|
If(sink.stb,
|
||||||
sink.ack.eq(0),
|
sink.ack.eq(0),
|
||||||
NextState("COPY"),
|
NextState("COPY"),
|
||||||
|
|
Loading…
Reference in New Issue