morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp pipeline: fix code inserter at the end

This commit is contained in:
morgan 2024-09-02 16:06:57 +08:00
parent 91a73c225d
commit e1f8077805
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gateware/cxp_pipeline.py
View File

@ -22,7 +22,7 @@ class Code_Inserter(Module):
self.sync += [
If(clr_cnt,
cnt.eq(0),
cnt.eq(cnt.reset),
).Elif(inc_cnt,
cnt.eq(cnt + 1),
)
@ -55,7 +55,6 @@ class Code_Inserter(Module):
fsm.act("COPY",
sink.connect(source),
# eop = end of packet?
If(sink.stb & sink.eop & source.ack,
NextState("IDLE"),
)
@ -66,6 +65,7 @@ class Code_Inserter(Module):
fsm.act("IDLE",
sink.ack.eq(1),
clr_cnt.eq(1),
If(sink.stb,
sink.ack.eq(0),
NextState("COPY"),