morgan/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

cxp GW: pipeine update docs

Browse Source
This commit is contained in:
morgan 2025-01-13 10:39:29 +08:00
parent 3c93ff219e
commit d509d4e606
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gateware/cxp.py
View File

@ -122,8 +122,8 @@ class DownConn_Interface(Module, AutoCSR):
# Receiver Pipeline WIP # Receiver Pipeline WIP
# #
# 32 32+8(dchar) # 32 32+8(dchar)
# PHY ---/---> dchar -----/-----> trigger ack ------> packet ------> CDC FIFO ------> debug buffer # PHY ---/---> dchar -----/-----> trigger ack ------> packet ------> CDC FIFO ------> raw stream data packet without
# decoder checker decoder # decoder checker decoder the first 2 words (K27.7 & 0x01)
# #
cdr = ClockDomainsRenamer("cxp_gtx_rx") cdr = ClockDomainsRenamer("cxp_gtx_rx")