forked from M-Labs/artiq-zynq
CXP upconn: remove unused code
This commit is contained in:
parent
48d3a9cd4a
commit
cb1ec7f62a
|
@ -4,45 +4,7 @@ from migen.genlib.cdc import MultiReg
|
||||||
|
|
||||||
from misoc.cores.code_8b10b import Encoder, Decoder
|
from misoc.cores.code_8b10b import Encoder, Decoder
|
||||||
from misoc.interconnect.csr import *
|
from misoc.interconnect.csr import *
|
||||||
|
from misoc.interconnect import stream
|
||||||
|
|
||||||
class CXP_Serial(Module):
|
|
||||||
def __init__(self, tx_width=10):
|
|
||||||
|
|
||||||
self.o = Signal()
|
|
||||||
self.write = Signal()
|
|
||||||
self.data = Signal(tx_width)
|
|
||||||
self.busy = Signal()
|
|
||||||
|
|
||||||
# # #
|
|
||||||
|
|
||||||
bits = Signal(max=tx_width)
|
|
||||||
data = Signal(tx_width)
|
|
||||||
|
|
||||||
fsm = ClockDomainsRenamer("cd_cxp_upconn")(FSM(reset_state="IDLE"))
|
|
||||||
|
|
||||||
fsm.act("IDLE",
|
|
||||||
NextValue(self.o, 0),
|
|
||||||
If(self.write,
|
|
||||||
NextValue(bits, tx_width),
|
|
||||||
NextValue(data, self.data),
|
|
||||||
NextState("WRITE")
|
|
||||||
)
|
|
||||||
)
|
|
||||||
fsm.act("WRITE",
|
|
||||||
If(bits == 0,
|
|
||||||
NextValue(self.o, 0),
|
|
||||||
NextState("IDLE")
|
|
||||||
),
|
|
||||||
NextValue(bits, bits - 1),
|
|
||||||
NextValue(self.o, data[0]),
|
|
||||||
NextValue(data, Cat(data[1:], 0)),
|
|
||||||
)
|
|
||||||
|
|
||||||
self.comb += self.busy.eq(~fsm.ongoing("IDLE"))
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
class CXP_UpConn(Module, AutoCSR):
|
class CXP_UpConn(Module, AutoCSR):
|
||||||
def __init__(self, pads, tx_width=10):
|
def __init__(self, pads, tx_width=10):
|
||||||
|
|
Loading…
Reference in New Issue