morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp upconn: rename high speed upconn to bitrate2x

This commit is contained in:
morgan 2024-06-18 12:24:31 +08:00
parent d36afd6f7b
commit bbf9e37867
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gateware/cxp_upconn.py
View File

@ -11,7 +11,7 @@ class CXP_UpConn(Module, AutoCSR):
self.clock_domains.cd_cxp_upconn = ClockDomain() self.clock_domains.cd_cxp_upconn = ClockDomain()
self.clk_reset = CSRStorage(reset=1) self.clk_reset = CSRStorage(reset=1)
self.high_speed_upconn = CSRStorage() self.bitrate2x_enable = CSRStorage()
# # # # # #
@ -42,7 +42,7 @@ class CXP_UpConn(Module, AutoCSR):
Instance("BUFGMUX", Instance("BUFGMUX",
i_I0=pll_cxpclk, i_I0=pll_cxpclk,
i_I1=pll_cxpclk2x, i_I1=pll_cxpclk2x,
i_S=self.high_speed_upconn.storage, i_S=self.bitrate2x_enable.storage,
o_O=self.cd_cxp_upconn.clk o_O=self.cd_cxp_upconn.clk
), ),
AsyncResetSynchronizer(self.cd_cxp_upconn, ~pll_locked | self.clk_reset.storage) AsyncResetSynchronizer(self.cd_cxp_upconn, ~pll_locked | self.clk_reset.storage)