morgan/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

frameline: use misoc

Browse Source
This commit is contained in:
morgan 2025-02-06 16:08:37 +08:00
parent c824665141
commit b34d68797d
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/gateware/cxp_frame_pipeline.py
View File

@ -2,13 +2,12 @@ from migen import *
from misoc.interconnect.csr import * from misoc.interconnect.csr import *
from misoc.interconnect.stream import Endpoint, SyncFIFO from misoc.interconnect.stream import Endpoint, SyncFIFO
from misoc.cores.liteeth_mini.mac.crc import LiteEthMACCRCEngine from misoc.cores.liteeth_mini.mac.crc import LiteEthMACCRCEngine
from misoc.cores.coaxpress.common import switch_endianness
from misoc.cores.coaxpress.common import ( from misoc.cores.coaxpress.common import (
char_width, char_width,
KCode, KCode,
word_width, switch_endianness,
word_layout_dchar, word_layout_dchar,
word_width,
) )
# from src.gateware.cxp_pipeline import * # for sim only # from src.gateware.cxp_pipeline import * # for sim only