morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp upconn: rename modules & cleanup

This commit is contained in:
morgan 2024-08-29 10:08:32 +08:00
parent d88af397ec
commit 98bb49e1b5
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/gateware/cxp_upconn.py
View File

@ -89,7 +89,7 @@ class SERDES_10bits(Module):
) )
] ]
class Transmission_Scheduler(Module): class Packets_Scheduler(Module):
def __init__(self, tx_fifos): def __init__(self, tx_fifos):
self.tx_enable = Signal() self.tx_enable = Signal()
@ -203,9 +203,7 @@ class TxFIFOs(Module):
self.sink_full[i].eq(fifo.sink.ack), self.sink_full[i].eq(fifo.sink.ack),
fifo.sink.data.eq(self.sink_data[i]), fifo.sink.data.eq(self.sink_data[i]),
fifo.sink.k.eq(self.sink_k[i]), fifo.sink.k.eq(self.sink_k[i]),
]
self.sync += [
If(self.source_ack[i], If(self.source_ack[i],
# reset ack after asserted # reset ack after asserted
self.source_ack[i].eq(0), self.source_ack[i].eq(0),
@ -233,7 +231,7 @@ class CXP_UpConn(Module):
self.submodules.cg = cg = UpConn_ClockGen(sys_clk_freq) self.submodules.cg = cg = UpConn_ClockGen(sys_clk_freq)
self.submodules.tx_fifos = tx_fifos = TxFIFOs(nfifos, fifo_depth) self.submodules.tx_fifos = tx_fifos = TxFIFOs(nfifos, fifo_depth)
self.submodules.scheduler = scheduler = CEInserter()(Transmission_Scheduler(tx_fifos)) self.submodules.scheduler = scheduler = CEInserter()(Packets_Scheduler(tx_fifos))
self.submodules.serdes = serdes = CEInserter()(SERDES_10bits(pad)) self.submodules.serdes = serdes = CEInserter()(SERDES_10bits(pad))
self.comb += [ self.comb += [