morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

downconn GW: fix no k code into fifo

This commit is contained in:
morgan 2024-09-20 12:26:57 +08:00
parent 4df4db5287
commit 67f25f500a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/gateware/cxp_downconn.py
View File

@ -114,7 +114,7 @@ class CXP_DownConn_PHY(Module, AutoCSR):
self.sync.cxp_gtx_rx += [
fifo_out.sink.stb.eq(0),
# don't store idle word in fifo
If((gtx.rx_ready & fifo_out.sink.ack & (gtx.decoders[0].d != 0xBC) & (gtx.decoders[0].k != 1)),
If((gtx.rx_ready & fifo_out.sink.ack & ~((gtx.decoders[0].d == 0xBC) & (gtx.decoders[0].k == 1))),
fifo_out.sink.stb.eq(1),
fifo_out.sink.data[i*8:(i*8)+8].eq(gtx.decoders[i].d),
fifo_out.sink.k[i].eq(gtx.decoders[i].k),