morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp downconn: update to accept a list of gtx pins

This commit is contained in:
morgan 2024-08-22 12:50:17 +08:00
parent 3102dd8a52
commit 66dee0b812
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gateware/cxp_downconn.py
View File

@ -30,8 +30,10 @@ class CXP_DownConn(Module, AutoCSR):
self.submodules.qpll = qpll = QPLL(refclk, sys_clk_freq) self.submodules.qpll = qpll = QPLL(refclk, sys_clk_freq)
# TODO: add gtx slave channel
# single & master tx_mode can lock with rx in loopback # single & master tx_mode can lock with rx in loopback
self.submodules.gtx = gtx = GTX(self.qpll, pads, sys_clk_freq, tx_mode="single", rx_mode="single") self.submodules.gtx = gtx = GTX(self.qpll, pads[0], sys_clk_freq, tx_mode="single", rx_mode="single")
# NOTE: No need to connect cxp_gtx_tx, we don't use tx anyway (just for loopback) # NOTE: No need to connect cxp_gtx_tx, we don't use tx anyway (just for loopback)