morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp: add clk_reset & tx_busy csr

This commit is contained in:
morgan 2024-08-30 18:07:15 +08:00
parent c06d9f8485
commit 535b79cfd4
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/gateware/cxp.py
View File

@ -27,19 +27,24 @@ class UpConn_Packets(Module, AutoCSR):
self.tag_counts = Signal(max=0xFF) self.tag_counts = Signal(max=0xFF)
self.use_tag = Signal() self.use_tag = Signal()
self.clk_reset = CSRStorage(reset=1)
self.bitrate2x_enable = CSRStorage() self.bitrate2x_enable = CSRStorage()
self.tx_enable = CSRStorage() self.tx_enable = CSRStorage()
self.tx_busy = CSRStatus()
self.encoded_data = CSRStatus(10) self.encoded_data = CSRStatus(10)
# # # # # #
self.submodules.upconn = upconn = CXP_UpConn(upconn_pads, sys_clk_freq, debug_sma, pmod_pads, cxp_phy_layout(), fifos_depth) self.submodules.upconn = upconn = CXP_UpConn(upconn_pads, sys_clk_freq, debug_sma, pmod_pads, cxp_phy_layout(), fifos_depth)
self.comb += [ self.sync += [
upconn.bitrate2x_enable.eq(self.bitrate2x_enable.storage), upconn.bitrate2x_enable.eq(self.bitrate2x_enable.storage),
upconn.tx_enable.eq(self.tx_enable.storage), upconn.tx_enable.eq(self.tx_enable.storage),
upconn.clk_reset.eq(self.clk_reset.re),
self.tx_busy.status.eq(upconn.tx_busy),
] ]
self.sync += [ self.sync += [
self.encoded_data.status.eq(upconn.scheduler.encoder.output), self.encoded_data.status.eq(upconn.scheduler.encoder.output),
] ]