forked from M-Labs/artiq-zynq
downconn GW: remove unused debug prot
This commit is contained in:
parent
a918fec3b0
commit
423b3dbc8d
@ -13,7 +13,7 @@ from functools import reduce
|
|||||||
from operator import add
|
from operator import add
|
||||||
|
|
||||||
class CXP_RXPHYs(Module, AutoCSR):
|
class CXP_RXPHYs(Module, AutoCSR):
|
||||||
def __init__(self, refclk, pads, sys_clk_freq, debug_sma, pmod_pads, master=0):
|
def __init__(self, refclk, pads, sys_clk_freq, master=0):
|
||||||
self.qpll_reset = CSR()
|
self.qpll_reset = CSR()
|
||||||
self.qpll_locked = CSRStatus()
|
self.qpll_locked = CSRStatus()
|
||||||
self.gtx_start_init = CSRStorage()
|
self.gtx_start_init = CSRStorage()
|
||||||
@ -22,7 +22,7 @@ class CXP_RXPHYs(Module, AutoCSR):
|
|||||||
self.phys = []
|
self.phys = []
|
||||||
# # #
|
# # #
|
||||||
|
|
||||||
# For speed higher than 6.6Gbps, QPLL need to be used instead of CPLL
|
# For speed higher than 6.6Gbps, QPLL need to be used instead of CPLL - DS191 (v1.18.1) Table 9.1
|
||||||
self.submodules.qpll = qpll = QPLL(refclk, sys_clk_freq)
|
self.submodules.qpll = qpll = QPLL(refclk, sys_clk_freq)
|
||||||
self.sync += [
|
self.sync += [
|
||||||
qpll.reset.eq(self.qpll_reset.re),
|
qpll.reset.eq(self.qpll_reset.re),
|
||||||
|
Loading…
Reference in New Issue
Block a user