1
0
Fork 0

pipeline GW: fix long synth bug

This commit is contained in:
morgan 2024-10-08 15:17:19 +08:00
parent 8260387a99
commit 2774c8b7a0
1 changed files with 1 additions and 1 deletions

View File

@ -250,7 +250,7 @@ class TX_Test_Packet(Module, AutoCSR):
self.source = stream.Endpoint(word_layout)
self.submodules.fsm = fsm = FSM(reset_state="IDLE")
cnt = Signal(0xFFF)
cnt = Signal(max=0xFFF)
fsm.act("IDLE",
NextValue(cnt, cnt.reset),
If(self.tx.re,