morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

sim: clean up

This commit is contained in:
morgan 2024-11-08 16:25:13 +08:00
parent 0c07a6525c
commit 18c16062b1
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sim_pipeline.py
View File

@ -46,12 +46,12 @@ class Streams_Crossbar(Module):
"WAIT_HEADER", "WAIT_HEADER",
NextValue(self.stream_id, mux.source.dchar), NextValue(self.stream_id, mux.source.dchar),
If(mux.source.stb, If(mux.source.stb,
NextState("STREAM"), NextState("COPY"),
), ),
) )
fsm.act( fsm.act(
"STREAM", "COPY",
Case(self.stream_id, case), Case(self.stream_id, case),
If(mux.source.eop, If(mux.source.eop,
NextState("SWITCH_CONN"), NextState("SWITCH_CONN"),
@ -223,9 +223,9 @@ class Stream_Parser(Module):
fsm.act( fsm.act(
"GET_PAK_TAG", "GET_PAK_TAG",
self.sink.ack.eq(1),
If( If(
self.sink.stb, self.sink.stb,
self.sink.ack.eq(1),
NextValue(self.pak_tag, self.sink.dchar), NextValue(self.pak_tag, self.sink.dchar),
NextState("GET_PAK_SIZE_0"), NextState("GET_PAK_SIZE_0"),
), ),