forked from M-Labs/artiq-zynq
sim: update roi
This commit is contained in:
parent
2cd588df35
commit
144dfd89de
15
sim_roi.py
15
sim_roi.py
@ -21,7 +21,16 @@ class ROI(Module):
|
|||||||
self.comb += s.source.connect(d.sink)
|
self.comb += s.source.connect(d.sink)
|
||||||
|
|
||||||
self.sink = pipeline[0].sink
|
self.sink = pipeline[0].sink
|
||||||
self.source = pipeline[-1].source
|
# self.source = pipeline[-1].source
|
||||||
|
|
||||||
|
# DEBUG: test roi
|
||||||
|
cfg = self.pipeline.roi.cfg
|
||||||
|
self.comb += [
|
||||||
|
cfg.x0.eq(0),
|
||||||
|
cfg.x1.eq(8),
|
||||||
|
cfg.y0.eq(0),
|
||||||
|
cfg.y1.eq(1),
|
||||||
|
]
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
@ -231,8 +240,8 @@ def testbench():
|
|||||||
|
|
||||||
def testbench_fake_data():
|
def testbench_fake_data():
|
||||||
# config
|
# config
|
||||||
pix_size = 10
|
pix_size = 8
|
||||||
x_size = 7
|
x_size = 13
|
||||||
y_size = 3
|
y_size = 3
|
||||||
|
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user