forked from M-Labs/artiq-zynq
downconn GW: rename to PHY
This commit is contained in:
parent
5af2d8c23b
commit
133802fef2
|
@ -10,7 +10,7 @@ from artiq.gateware.drtio.transceiver.gtx_7series_init import *
|
||||||
from functools import reduce
|
from functools import reduce
|
||||||
from operator import add
|
from operator import add
|
||||||
|
|
||||||
class CXP_DownConn(Module, AutoCSR):
|
class CXP_DownConn_PHY(Module, AutoCSR):
|
||||||
def __init__(self, refclk, pads, sys_clk_freq, debug_sma, pmod_pads):
|
def __init__(self, refclk, pads, sys_clk_freq, debug_sma, pmod_pads):
|
||||||
nconn = len(pads)
|
nconn = len(pads)
|
||||||
self.rx_start_init = CSRStorage()
|
self.rx_start_init = CSRStorage()
|
||||||
|
|
Loading…
Reference in New Issue