morgan/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

cxp GW: use 16bits res width

Browse Source
This commit is contained in:
morgan 2025-01-15 16:56:38 +08:00
parent 5f6b6ec64c
commit 05475aac86
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/gateware/cxp.py
View File

@ -320,7 +320,7 @@ class TX_Pipeline(Module, AutoCSR):
class CXP_Frame_Pipeline(Module, AutoCSR):
# optimal stream packet size is 2 KiB - Section 9.5.2 (CXP-001-2021)
# largest x/y pixel size supported by frame header are 24 bits
def __init__(self, rx_pipelines, pmod_pads, roi_engine_count=1, res_width=24, count_width=31, packet_size=16384):
def __init__(self, rx_pipelines, pmod_pads, roi_engine_count=1, res_width=16, count_width=31, packet_size=16384):
n_downconn = len(rx_pipelines)
assert n_downconn > 0
assert count_width <= 31