missiannane/zynq-rs-pynq-z2
1
0
Fork 0
forked from M-Labs/zynq-rs
Code Pull Requests Activity

new target on pynqz2 and ps clk set to 50MHz

Browse Source
This commit is contained in:
simy46 2025-01-24 11:56:05 -05:00
parent 19efdafce7
commit df8fc1aed1
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libboard_zynq/src/clocks/source.rs
View File

@ -12,6 +12,8 @@ pub const PS_CLK: u32 = 33_333_333;
pub const PS_CLK: u32 = 33_333_333;
#[cfg(feature = "target_kasli_soc")]
pub const PS_CLK: u32 = 33_333_333;
#[cfg(feature = "target_pynqz2")]
pub const PS_CLK: u32 = 50_000_000;
/// (pll_fdiv_max, (pll_cp, pll_res, lock_cnt))
const PLL_FDIV_LOCK_PARAM: &[(u16, (u8, u8, u16))] = &[