linuswck
/
sinara-hw-assembly
forked from sinara-hw/assembly
1
0
Fork 0
Code Pull Requests Activity

Add mismatch problem to the urukul and add known issue to the kasli-soc 

Signed-off-by: Egor Savkin <es@m-labs.hk>
This commit is contained in:
Egor Savkin 2023-04-14 11:40:19 +08:00
parent 598e825432
commit af2d962821
2 changed files with 15 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/build_test_firmware.md
View File

@ -61,6 +61,11 @@ artiq_coremgmt config write -f boot result/boot.bin
artiq_sinara_tester artiq_sinara_tester
``` ```
### Known issues
* [artiq-zynq#197](https://git.m-labs.hk/M-Labs/artiq-zynq/issues/197) - some cards (Sampler, Mirny, Zotino and others)
do not work properly with some EEM ports. You might need to reconnect the card to the other ports until it gets working.
## Master-satellite setups ## Master-satellite setups
1. Change `base` in JSON to the respective `master` or `satellite`, add `"enable_sata_drtio": true` if needed to the master, 1. Change `base` in JSON to the respective `master` or `satellite`, add `"enable_sata_drtio": true` if needed to the master,

10
src/hw/urukul.md
View File

@ -9,7 +9,7 @@
{ {
"type": "urukul", "type": "urukul",
"dds": "<variant>", // ad9910/ad9912 "dds": "<variant>", // ad9910/ad9912
"ports": [<port num>, <port num>], "ports": [<port num>, <port num>], // second port is optional
"clk_sel": <clock num>, "clk_sel": <clock num>,
"refclk": <freq>, // for external clock signal "refclk": <freq>, // for external clock signal
"pll_en": <0 or 1, default 1> // PLL bypass, to allow higher external clocker frequencies (1e9 for example) "pll_en": <0 or 1, default 1> // PLL bypass, to allow higher external clocker frequencies (1e9 for example)
@ -113,3 +113,11 @@ ValueError: PLL lock timeout
This can happen due to lack/bad clock source connection. Check that clock source is connected respective to the customer needs, This can happen due to lack/bad clock source connection. Check that clock source is connected respective to the customer needs,
and if it is connected to the [Clocker](clocker.md), check that clocker receives clock signal properly and `EXT`/`INT` pin and if it is connected to the [Clocker](clocker.md), check that clocker receives clock signal properly and `EXT`/`INT` pin
matches real clocker source. matches real clocker source.
### Urukul AD9910 AUX_DAC mismatch
```pycon
ValueError: Urukul AD9910 AUX_DAC mismatch
```
Ensure it is the AD9910 and not the AD9912.