kai
/
pounder_test
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Fixing docs

This commit is contained in:
Ryan Summers 2021-01-11 12:38:20 +01:00
parent d5c21efc9d
commit 91975993cf
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/adc.rs
View File

@ -1,9 +1,13 @@
///! Stabilizer ADC management interface ///! Stabilizer ADC management interface
///! ///!
///! The Stabilizer ADCs utilize a DMA channel to trigger sampling. The SPI streams are configured ///! The Stabilizer ADCs utilize three DMA channels: one to trigger sampling, one to collect
///! for full-duplex operation, but only RX is connected to physical pins. A timer channel is ///! samples, and one to clear the TXTF flag betwen samples. The SPI interfaces are configured
///! configured to generate a DMA write into the SPI TXFIFO, which initiates a SPI transfer and ///! for receiver-only operation. A timer channel is
///! results in an ADC sample read for both channels. ///! configured to generate a DMA write into the SPI CR1 register, which initiates a SPI transfer and
///! results in a single ADC sample read for both channels. A separate timer channel is configured to
///! occur immediately before the trigger channel, which initiates a write to the IFCR (flag-clear)
///! register to clear the TXTF flag, which allows for a new transmission to be generated by the
///! trigger channel.
///! ///!
///! In order to read multiple samples without interrupting the CPU, a separate DMA transfer is ///! In order to read multiple samples without interrupting the CPU, a separate DMA transfer is
///! configured to read from each of the ADC SPI RX FIFOs. Due to the design of the SPI peripheral, ///! configured to read from each of the ADC SPI RX FIFOs. Due to the design of the SPI peripheral,