forked from M-Labs/artiq-zynq
gateware: add moninj
This commit is contained in:
parent
4cb73f32aa
commit
3a77ddbcc9
3
zc706.py
3
zc706.py
|
@ -46,6 +46,9 @@ class ZC706(SoCCore):
|
||||||
|
|
||||||
self.comb += self.rtio.cri.connect(self.rtio_core.cri)
|
self.comb += self.rtio.cri.connect(self.rtio_core.cri)
|
||||||
|
|
||||||
|
self.submodules.rtio_moninj = rtio.MonInj(rtio_channels)
|
||||||
|
self.csr_devices.append("rtio_moninj")
|
||||||
|
|
||||||
|
|
||||||
def write_csr_file(soc, filename):
|
def write_csr_file(soc, filename):
|
||||||
with open(filename, "w") as f:
|
with open(filename, "w") as f:
|
||||||
|
|
Loading…
Reference in New Issue